Abstract. We propose a hierarchical physical defect-oriented approach for fault diagnosis in combinational digital circuits. We present the circuit as a network of modules. As modules we consider either library components (e.g. complex gates) of digital circuits or arbitrary subcircuits. The higher level fault diagnosis is carried out in two phases. In the first phase, faulty modules are located by cause-effect analysis using high-level faulty module dictionary. The size of the dictionary depends linearly on the number of modules in the circuit. In the second phase, the set of suspected faulty modules is pruned by reasoning of the defective behaviour. At the lower level, the physical defects are directly located in suspected faulty modules using defect libraries of the modules or by effect-cause reasoning inside the module. The proposed approach to fault diagnosis helps to cope with the growing complexities of digital circuits. The experimental results show high module-level diagnostic resolution of the proposed approach.
INTRODUCTION
Rapid advances in the areas of nanoscale electron technology and design automation tools enable engineers to design larger and more complex integrated circuits. On the other hand, the increasing integration densities pose severe problems with respect to the quality assurance. The quality and reliability of microelectronic circuits depend essentially on the efficiency of debug and diagnosis of failures in circuits. Traditional approaches to diagnosis of digital circuits are based on gate-level models [ [1] [2] [3] [4] ]. However, due to the continuous increasing of the gate count in circuits under diagnosis, the gate-level methods are becoming less efficient and obsolete.
Two main trends can be observed when searching solutions for the problems of testing and diagnosis: defect-orientation, and high-level modelling [ 5 ] . The trend towards high-level modelling helps us to cope with the complexity, but moves us even more away from the real life of physical defects and, hence, from accuracy of diagnosis. To handle adequately defects in nanoscale technologies, new fault models and defect-oriented diagnosis methods should be used. But the defect-orientation is increasing again the complexity. To get out from the deadlock, these two opposite trends -high-level modelling and defect-orientationshould be combined into hierarchical approaches.
The classical fault diagnosis algorithms follow two different paradigms: cause-effect and effect-cause analysis [ 6 ] . The cause-effect approach begins with mapping the causes of failure to a specific fault type e.g. stuck-at fault (SAF) model. Then, the fault tables or fault dictionaries are built by fault simulation. Once the fault dictionary is available, the effect (or syndrome) of the failing chip is analysed using dictionary look-up. This approach is also called faultdictionary based paradigm or combinational diagnosis approach [ 7 ] . However, as designs grow in complexity, dictionary-based fault diagnosis approaches are becoming infeasible due to prohibitively large dictionary sizes. Effect-cause approach looks at the failing outputs and starts reasoning on the logic or topological structure of the circuit to be diagnosed. Because of the sequential character of reasoning, this approach is called also sequential fault diagnosis.
Traditional approaches to the cause-effect fault diagnosis lay on the stuck-at fault model. Many researchers have focused on developing new fault models for particular types of failure mechanisms like signal line bridges [ 6, 8 ] , transistor stuck-opens [ 9, 10 ] or failures due to changes in circuit delays [ 11 ] . Another trend has been to develop general fault modelling mechanisms and corresponding test tools that can effectively analyse arbitrary fault types like in [ 12 ] where D-cubes are used to model any arbitrary change in the logic function of a circuit block. A generalization of this approach has been found in the input pattern fault model [ 13 ] and in the pattern fault model [ 14 ] , which can model any arbitrary change in the logic function of a circuit block, where a block is defined to be any combinational subcircuit, described at any level of the design hierarchy.
A The main objective of this work is to carry out the fault diagnosis at two levels ( Fig. 1) . To reduce the complexity of the diagnosis problem we represent the circuit as a network of modules whereas the modules can be arbitrary gate subnetworks. The task of diagnosis is considered as a task to locate faulty modules in the network of modules by using module-level fault dictionaries. The module size can be decided as the trade-off between the size of the faulty subcircuit to be located at the higher level and the size of the fault dictionary. Arbitrary and multiple faults in the module are allowed. However, it is assumed that no more than a single module is faulty at a time.
As the result of the fault diagnosis at the higher level, a faulty module or a subset of suspected faulty modules in the tested circuit is located. In the next step, this subset will be suppressed by a special defect reasoning based on using the functional fault (conditional SAF) model.
At the lower level, the defect location in the suspected faulty module will be determined. For this purpose we need the defects dictionaries for suspected modules. In the case when the modules represent library components used during design, we can precalculate the dictionaries for each library component beforehand and store the dictionaries in the library as well. Otherwise, the defects libraries should be created by simulation ad hoc.
The main objective of this work is to apply the cause-effect fault diagnosis hierarchically at two levels; first, in the module network to locate the faulty module, and thereafter, to locate a defect inside the faulty module by defect reasoning.
At the high level, we use the fault dictionary where instead of enumerating all the possible fault cases (or defects), we list only the modules as potential faulty items in the circuit. This helps to cope with the complexity of the fault dictionaries. At the lower level, two approaches may be used. In case when the modules represent library complex gates, we use the low-level defect dictionaries to diagnose the suspected defect(s). In case when the modules represent logic subcircuits not described in the component libraries, either low-level effect-cause reasoning can be carried out to locate the defects, or the defects libraries should be created for the low-level diagnosis purpose. The rest of the paper is organized as follows. In Section 2 we describe the general flow of fault diagnosis. Section 3 presents the method of high-level fault diagnosis based on modules dictionaries. In Section 4, we describe the functional fault model. A defect-reasoning method for pruning the set of suspected faulty modules is explained in Section 5. Section 6 presents the ideas of the low-level defect diagnosis, and in Section 7, we describe the experimental results. Section 8 concludes the paper.
GENERAL DESCRIPTION OF THE METHOD
In this paper, we propose a hierarchical approach for the fault diagnosis in combinational circuits. The high-level model of a circuit is presented as a network of modules. The modules may be library components (complex gates) and/or arbitrary single-output logic subcircuits. A high-level fault dictionary is generated for the given test where for each test pattern it will be shown in which modules the defects may be detected by this pattern. The task of the high-level diagnosis is to determine the faulty module or a subset of candidate faulty modules.
In the first step, by the procedure of the cause-effect diagnosis, based on using the high-level fault dictionary, a subset of candidate modules, suspected as faulty, is determined. On the next step, by using effect-cause high-level module reasoning, the initial subset of candidate faulty modules will be suppressed (Fig. 2) . The high-level module reasoning is defect oriented, however the direct defect analysis is avoided. The defects are modelled indirectly by using the functional fault model, which is represented by pairs of SAF and defect conditions [ 15, 18 ] . In the process of reasoning, only the defect conditions are considered, which allows to avoid dealing directly with the whole huge list of defects in the circuit.
Low-level fault diagnosis is carried out in the modules determined during the high-level reasoning as faulty. For low-level diagnosis purposes, the modules are represented by sets of local test patterns, which are treated as conditions for activating physical defects in modules. This diagnostic information is captured in the form of defect dictionaries and is stored in the component libraries. Using pre-generated defect dictionaries, low-level cause-effect reasoning is carried out to locate the defects in the modules. If the defect location with the help of defect dictionaries is not possible, or if no dictionaries for given modules are available, effect-cause low-level defect reasoning should be carried out to locate the defects in suspected modules. 
CAUSE-EFFECT HIGH-LEVEL FAULT DIAGNOSIS
Consider a combinational circuit , C synthesized as a network of modules with a single output (library complex gates or arbitrary sub-circuits) with a set of primary outputs OUT, a set of primary inputs , IN and a set of internal nodes INT. C M Γ = of the network is depicted in Fig. 4 , where are shown modules that correspond to respective functional blocks (e.g. 1 F 1) → and the connections between the modules (e.g. 1 F is connected to 4 F and 7 F ). The task of the high-level fault diagnosis is to locate the faulty module if the testing of the circuit has been failed.
In general case, there will be no restrictions to the fault types inside the modules (some restrictions considered later may be introduced to simplify the fault diagnosis at the cost of worse diagnostic resolution).
The first phase of the high-level fault diagnosis is carried out in the network of modules according to the cause-effect approach by using its pre-generated fault dictionary. The module-level fault dictionary is represented as the matrix || ||,
where i denotes th number of test pattern, and j denotes the module In this phase of high-level diagnosis we cannot use the information from the passed patterns 3 
DEFECT REASONING IN MODULES BY USING THE CONDITIONAL SAF MODEL
In this Section we describe how the functional fault model, consisting of pairs of SAF and defect conditions, can be used for high-level defect reasoning in suspected faulty modules.
Consider a module , m M ∈ which is represented by a Boolean function ( ),
Introduce a symbolic Boolean variable ∆ for representing a given defect in the module, which converts the fault free function f into another faulty function . f ∆ Construct for this defect a generic parametric function 
As an example, assume there is a short inside the transistor circuit in Fig. 5 , described by the function
The short changes the function of the circuit as follows:
Using the defect variable ∆ for the short, we create a generic Boolean differential equation and solve it as follows: 
1. W it is possible to map the defects from lower physical level to higher logic level for fault simulation purposes or vice versa, to map the faulty logic signals from the module level to physical defects for fault diagnosis purposes. If the modules of the circuit represent standard library components (e.g. complex gates) the described analysis for finding conditions should be made once for all library components, and the sets of calculated conditions y W will be included in the form of defect dictionaries into the library of components.
EFFECT-CAUSE HIGH-LEVEL FAULT REASONING
We define the effect-cause high-level fault reasoning as the second phase of high-level fault diagnosis as follows. We take the set of all conditional candidate faulty modules 
M
can be interpreted as the effects evoked locally by the possible defects in the modules .
In these suspected modules we have to carry out the indirect defect reasoning either to determine the possible defect causes or to remove the not faulty modules from suspicion. The task of the second phase of high-level fault diagnosis is to locate the faulty module or to reduce the set of suspected faulty modules as much as possible.
Denote by ij X the local input condition of the module i m at the test pattern . 
LOW-LEVEL FAULT DIAGNOSIS
Low-level fault diagnosis is carried out in the modules determined during the high-level reasoning as faulty. It may be carried out either by cause-effect diagnosis, based on the defect dictionaries pre-computed for the library components, or by effect-cause diagnosis inside the modules if the defect libraries are not available.
Consider as an example the fault dictionary in Table 2 for a library complex gate AND2,2/NOR2 [ 19 ] regarded as a module in the circuit under diagnosis. In the table, 25 different defects (shorts between inputs or internal nodes of the module) are considered with corresponding names in column 2 and erroneous functions in column 3. Other columns form the defect dictionary and correspond to the input patterns of the 4-input module (given with decimal numbers). The entries "1" in columns show which defects are tested by which patterns.
Assume that as the result of the test experiment, we have found for this particular module i m that ∆ should be suspected as present. For better diagnostic resolution, to distinguish these defects, additional input patterns should be used for testing, e.g. 7 w or 11 . w If no diagnosis is possible with using the defect dictionary, for example, when the real existing defect is not covered by the dictionary, or in the case when the defect dictionary for a module is missing, the low-level effect-cause defect reasoning inside the module is needed. This can be proceeded, for example, by the method of critical path tracing. 
EXPERIMENTAL DATA
Experiments were carried out with ISCAS'85, ISCAS'89 and ITC'99 benchmark circuits (Table 3 ). The goal of the experimental research was to evaluate the achievable high-level module-based diagnostic resolution (Table 4) and to compare it with traditional stuck-at fault based diagnostic resolution (Table 5 ). All the circuits were presented as networks of modules, where as modules the fan-out free regions (FFR) were selected. Three different types of tests were used for evaluating the diagnostic resolution (Table 4) : long pseudorandom test sequences, short deterministic test sequences, and combination of both sequences. The pseudorandom test sequences were generated by LFSR-based test generator and optimized by selecting proper seeds and polynomials. The LFSR was stopped when no useful test patterns were found in a reasonable time. The pseudorandom test was selected to have more test patterns for detecting the same fault with the goal to improve the distinguishability of the faults. The deterministic test patterns were synthesized by a genetic test generator. The quality of test patterns, i.e. the maximum possible test coverage was not the target. The goal of the paper was not to generate the best test sequences, but rather to evaluate and compare the diagnosability, i.e. diagnostic resolutions for two methods and for a given test sequence. To generate diagnostic tests with as good as possible diagnostic resolution is the task not considered in this paper.
In Table 3 , the characteristic data of the benchmark circuits are presented. In columns 2 to 4, the numbers of inputs, outputs and gates are presented, respectively. Column 5 lists the number of modules, and in column 6 the complexity reduction (Gates/Modules) in the module-level model is shown compared to the gate-level network. The reduction on average 5.7 times reflects the decrease of the complexity in fault dictionaries in case of using FFR-modules instead of gates and SAF lists.
In Table 4 , the results of diagnostic resolution for three different test types are presented. In each section, the characteristics of tests are given (test length, and stuck-at fault coverage (SAF %)), and the diagnostic resolutions (the number of suspected modules) after the first and second phases of high-level diagnosis are depicted. The diagnostic resolution can be improved by generating additional tests. Table 5 shows the comparison results of the proposed module-level diagnosis with traditional SAF-based diagnosis based on pseudorandom tests for ISCAS'85 benchmark circuits. The diagnostic resolution at the module level on average is similar to or even better than SAF-based diagnostic resolution. 
CONCLUSIONS
The main drawbacks of the traditional cause-effect diagnosis methods are the dependence on the fault model and poor scalability of fault dictionaries.
We consider here fault diagnosis as the following hierarchical procedure: first, to determine a set of suspected faulty modules in a circuit by using high-level module-based fault dictionary for the whole circuit, and second, to locate the physical defects in the suspected faulty modules either by low-level dictionaries for library components, or by defect reasoning in case of arbitrary subcircuits defined as modules.
The proposed high-level fault diagnosis is fault independent, since instead of specific faults, faulty structural components called modules are localized. No restrictions to fault multiplicity inside the modules are set.
On the other hand, the complexity of the proposed method compared to the flat-level fault model based diagnosis is reduced. The size of the high-level fault dictionary for the whole circuit depends linearly only on the number of modules to be determined as faulty or not faulty, and not on the number of possible faults or defects as traditionally. The size of the modules, however, will be the trade-off between the complexity of the high-level dictionary and the diagnostic resolution.
The complexity of the diagnosis problem was reduced on average 5.7 times for the case of FFR-based modules compared to gate-level diagnosis. The diagnostic resolution in the module-based diagnosis was similar to, or even better than in the case of SAF-based fault diagnosis.
The high diagnostic resolution at the module level was achieved by implementing a novel high-level effect-cause reasoning, based on the concept of functional fault model (conditional SAF model). This concept allowed to map physical defects from transistor level to the module level, and to carry out indirect defect-based reasoning of faulty modules at higher level. The same concept can be used to improve the diagnostic exactness by low-level defect reasoning in the faulty modules.
Hierarhiline füüsikaliste defektide analüüs digitaalskeemides
Sergei Kostin, Raimund Ubar, Jaan Raik ja Marina Brik On kirjeldatud hierarhilist meetodit füüsikaliste defektide diagnoosiks kombinatoorsetes digitaalskeemides. Skeem esitatakse moodulite võrguna. Mooduliteks võivad olla nii skeemis kasutatavad teegi komponendid (näiteks keerukad loogikaelemendid) kui ka suvalised allskeemid. Kõrgtaseme rikete diagnoos viiakse läbi kahes faasis. Esimeses faasis leitakse kahtlustatavad vigased moodulid, kasutades kompaktseid kõrgtaseme diagnostika moodulsõnastikke. Selliste sõnastike suurus on lineaarses sõltuvuses moodulite arvust skeemis. Teises faasis kahtlustatavate vigaste moodulite arv "surutakse kokku" moodulite defektse käitumise analüüsi abil testeksperimendi käigus. Madalal loogikatasandil lokaliseeritakse füüsikalised defektid kahtlustatavates moodulites kas moodulite diagnostikasõnastike abil või tagajärg-põhjus-analüüsimeetodil otseselt moodulite sees. Väljatöötatud uus rikete diagnoosi meetod aitab üle saada keerukusprobleemidest suurte elementide arvu korral diagnoositavates skeemides. Eksperimentaaltulemused kinnitavad uue meetodi kõrget diagnoosiresolutsiooni.
